In this paper, the hardware implementation of a neuromorphic system is presented. This system is composed of a Leaky Integrate-and-Fire with Latency (LIFL) neuron and a Spike-Timing Dependent Plasticity (STDP) synapse. LIFL neuron model allows to encode more information than the common Integrateand-Fire models, typically considered for neuromorphic implementations. In our system LIFL neuron is implemented using CMOS circuits while memristor is used for the implementation of the STDP synapse. A description of the entire circuit is provided. Finally, the capabilities of the proposed architecture have been evaluated by simulating a motif composed of three neurons and two synapses. The simulation results confirm the validity of the proposed system and its suitability for the design of more complex spiking neural networks.
precision within millisecond timescale. Thus, it should not be surprising that a huge number of studies have been made over the years to understand and reproduce the brain operations, involving several scientific application areas:
for example, real-world data classification [2, 3, 4] , image recognition [5, 6, 7] , speech recognition [8, 9, 10] , decision making [11] , and rehabilitation [12] (for an extensive review see Ponulak et al. [13] ).
Recently, many studies have focused their attention to understand and mimic brain-like behaviors via hardware, leading to a class of system called neuromorphic systems [14] . The growing interest in neuromorphic systems is due to wide range of attractive applications, such as real-time and low power spike-based computing system implementations, compact microelectronic brain-machine interfaces, among others [15] .
In our previous works [16] , [17] , [18] , we have introduced a neuron model called Leaky Integrate-and-Fire with Latency (LIFL). In this model, the spike latency phenomenon has a primary role in the spike generation process. The spike latency phenomenon has been studied before and used in various applications discussed and described in [19] , [20] , [21] , [22] , [23] , [24] , [25] , [26] .
In biological systems, the synapses are tens of thousands times greater in number than neurons therefore, optimization of electronic synapse design plays a key role. Scaling of synapse area and power consumption are critical issues for designing a large scale neuromorphic circuit. However, the advancement in nanotechnology allows us to exploit today's nanodevices, such as memristor, to save both silicon area and power consumption [27] . Despite memristor was already theorized in 1971 by Leon O. Chua [28] , its "first" physical implementation took place in HP Labs only in 2008 [27] . A memristor represents a two-port passive element with a charge-dependent resistance, also known as memristance. Under proper conditions, this property makes the memristor able to mimic not only the STDP (i.e., Spike-Timing-Dependent Plasticity) behavior but also to enrich the synaptic dynamics by shaping the STDP learning window [29] . The STDP mechanism is well accepted by the scientific community as a process underlying learning and memory in the brain (for a detailed overview, see [30] , [31] ). Thus, many studies have been made to exploit memristors with the purpose of realizing plastic synapses within neuromorphic systems [29, 32, 33, 34, 35, 36, 37, 38, 39] .
In these works shape-tailored waveform pulses are often employed, limiting the choice of the neuron model to be used (usually, I&F [40] models type).
To mitigate this aspect, the authors have presented in [41] a novel circuit implementation of a memristor-based synapse able to work with any arbitrary pulse shape. Furthermore, in [42] the authors have presented a PCB circuit emulating the biological spike firing scheme that activates the memristor synapse.
In this work, we present a hardware implementation of the complete LIFL neuron model. Further, an improved synapse driving circuit is presented. The paper is organized as follow: in section 2 we give the theoretical model of LIFL and synapse. A brief review of memristor device is given in section 3. In section 4 we describe the circuit implementation for the neuron and the synapse, followed by simulation results and discussion of a simple motif in section 5, and finally conclusion of the work.
Theoretical models

Neuron
In this section we considered spiking neural model with the aim of modeling a silicon neuron. The used model is the LIFL (Leaky Integrate-and-Fire with Latency) [17] , [18] . It is characterized by two different behaviors, sub-and suprathreshold, depending if the inner state (S, i.e. the membrane potential) is under or over a spiking threshold (S th ), respectively. In subthreshold (S < S th , a.k.a. passive mode) the model exhibits a leaky integrator behavior; whereas, in suprathreshold (S ≥ S th , a.k.a. active mode), a neuron does not fire instantaneously, but after a continuous-time delay called time-to-fire, t f (i.e., the spike latency of the biological counterpart). The spike latency mechanism allows the strength of the input to be encoded by the spike timing, as observed in most cortical neurons [43] . The models with a different behavior (i.e., I&F models) show a lack of information and are not bio-realistic [20] . The neuron model is described by the following equations:
In these equations, the state S is in the range [0, ∞) (where the lower bound represents the resting state), S p is the previous state and P r is the "presynaptic weight" (or spike), representing the output generated by a firing neuron (ideally a Dirac delta). During the propagation towards the target neuron, this quantity is multiplied by P w , "postsynaptic weight", bounded in the range [0, 1]. The S th is the spiking threshold, expressed by 1 + d, where d is chosen in order to have a maximum finite spike latency as in biological systems [19] . Indeed, for This approximation was done solving the non linear and differential HodgkinHuxley equations [44] , [45] and using NEURON simulator [46] . We called this relationship firing equation. In Fig. 1 , a qualitative comparison between the simulated behavior of the latency and the firing equation is shown.
In order to be effective, an incoming pre-synaptic spike must occur before the spike generation. Then, the denominator of the fractional term in Eq. 2 is always greater than zero. The fractional term allows the evaluation of the inner state of neuron target when it receives further inputs during the t f time window. Finally, after the firing, the neuron is reset to its resting potential (i.e., S = 0) for a time equal to t arp (i.e., absolute refractory period), in which the neuron remains insensitive to further incoming spikes. The continuous-time behavior of the model is suitable for event-driven simulation methods, by which it is possible to save overall information [47] . For a detailed description of the model see [18] .
Synapse and STDP
Neurons in the network are connected by links (i.e., synapses) characterized by synaptic weights which permits to modify the amplitude of the passing pulses.
Synapses can vary according to the activity of the network. Synaptic plasticity is the ability of synapses to strengthen or weaken of the weight over time, in response to increases or decreases in their activity. A well-known type of synaptic plasticity is based on the precise timings of pre-and post-synaptic spikes, influencing the magnitude and direction of change of the synaptic strength [48] .
This rule is referred to as Spike-Timing-Dependent Plasticity (STDP, see [30] The STDP behavior can be approximated by Eq. 4, which gives the modification in synaptic strength i.e. synaptic change for a pre-synaptic arrival time, t pre , and a post-synaptic firing time, t post :
In the above equation (Eq.4), τ + and τ − are the time constants for potentiation and depression, respectively, and A + and A − are the maximum amplitudes A + = 0.78
of potentiation and depression, respectively. All these parameters are positive,
Although STDP varies tremendously across synapse types and brain regions [49] , a standard choice for these parameters, obtained by fitting the real case [50] , is shown in Table 1 .
Note that in some variants of STDP models A + and A − are represented by proper functions in order to keep the synaptic weights in a bio-plausible range of variation.
Although experimental studies usually report synaptic change as a fractional change (i.e., ∆wj,i wj,i ) resulting after some number of pairings. In many models it's assumed that changes induced by spike pairings at a particular ∆t are absolute changes with units of conductance (e.g. [51] ). In this work the latter choice is adopted.
Memristor
Memristor is a two terminal device originally postulated by L.O. Chua in 1971 [28] . The resistance of memristor (memristance) can be controlled by changing the input that can be a voltage or a current, in this manner we have voltage/flux controlled or current/charge controlled memristor. The voltage controlled memristor can be described by the following equations:
Where, I M R , V M R are the current and the voltage input to the memristor, respectively. M G , M R represent the memconductance and the memristance, respectively [52] . The current controlled memristor can be described by the following equations:
Note that w is the internal state parameter of the memristor. The most important characteristic of the memristor is the pinched hysteresis loop (i.e., hysteresis loop passed through origin) in its current-voltage (I − V ) curve when activated by an alternating signal. This characteristic is able to modify the conductance respect to the input signal change both in magnitude and polarity, and store the last conductance state even after the device is switched off. These properties are also closely followed by the biological synapse [53] , [54] and in this sense, a memristor behaves like a synapse. A synapse is a connection between two neurons in the brain with a plastic/programmable synaptic weight that can be modified to alter the efficiency/strength of signal transmission between neurons under the influence of transmission itself. For this reason, several memristor based synapse implementations have been proposed in literature [15] , [30] , [29] , [32] , [39] , [55] , [56] .
In this work we use a particular memristor model presented in [57] for simulating the proposed system. The Spice model of the memristor used in this experiment is given in [57] . The model is very general and has good flexibility to accommodate a different type of memristor dynamics. Here, we briefly discuss the core equations used by the authors in [57] to developed the model. Values of all the variables used in our experiment are listed in Table 2 The I − V equation for the used memristor is given in Eq. 9
where, x(t) is memristor state variable, which defines the change in resistive state of the memristor device based on the dynamics of the particular device.
In the used memristor model the state variable can have any value between 0 and 1. Where,
The parameters a 1 , a 2 and b are fitting parameters and their respective values used in our work is given in the Table 2 . The rate of change of the state x(t) is given in Eq.10. The change in the state variable depends on two different functions, first g(V (t)) and second f (x(t)). , when η=1 positive voltage above the threshold will increase the value of state variable whereas when η=−1 positive voltage will decrease the value of state variable.
Voltage threshold function for the used model is given by the following Eq.3.
Where, V p and V n are positive and negative voltage threshold values and A p and A n are parameters that defines how fast the device changes its states after the threshold is reached. The values of V p , V n , A p and A n are listed in the Table   2 .
The non linear dopant drift function f (x(t)) for the used model is given by the Eq.12. Variables x p and x n are the points up until which the state variable motion is linear/constant. After this point the state variable motion is govern by a decaying exponential function with decaying rate of u p or u n respectively for point after x p or x n . The values of these parameters used in our experiment are listed in the Table 2 . The variables w p and w n are the window functions used to ensure that the function f (x(t) remains within the valid interval .
The windowing functions are given in Eq.13 and Eq. 14. 
Parameter Value
A p = A n 4000
Circuit implementation
In this section, we start to describe the overall system, composed of the neuron and synapse models. All the schematics and the simulations are performed in PSpice environment.
Neuron
Here we illustrate the circuit implementation of the neuron model. As shown in Fig. 4 , it is composed of a certain number of logical sub-systems:
1. Integrator circuit (I): composed of the input stage of an OTA.
Internal State (IS)
: it consists of RC group.
3. Minimum Threshold (mT): an input stage of a differential amplifier.
Non Linear Element (NLE): common-source amplifiers, peak detectors
(diode and capacitor), shunt, and voltage translators.
Latency Generation (
LG): a ramp generator, a monostable and an adder.
6. Maximum Threshold (MT): input stage of a differential amplifier.
7. Pulse Generator (PG): a monostable and an output buffer.
8. Refractory (R): a peak detector with loss (diode and capacitor and resistor) and a buffer.
The functionality of the circuit is described the case of a pre-synaptic spike (or pulse) able (or not) to trigger a post-synaptic spike.
In this case, when the input pulse arrives, the value of voltage of the internal state (light blue block 4) instantaneously changes. If this value is over the threshold (i.e., over the minimum threshold), the latency generation block is triggered. When the latter reaches the maximum value, a one shot component (dark pink block in Fig. 4 ) generates a pulse (i.e., the post-synaptic spike).
Moreover, at the same time the refractory block (gray in Fig. 4 ) will be activated and other pulses will have no effect to the internal state. Whereas, if the internal state is under the threshold, it will discharge and no post-synaptic spike will be generated. As described in section 2.1, the neuron has two behavioral modes, passive and active described by Eq. 1 and Eq. 2 respectively. The minimum internal state threshold (S th ) divides the active mode from passive mode and this is the first threshold in our model (green block in Fig.4 ). When in active mode, the neuron does not fire instantaneously, but waits for an certain amount of time called time to fire (t f ) (see Eq. 3) before to fire. This is the second threshold in our model (pink block in Fig.4) . Therefore, these two thresholds were used in our model to accommodate S th and t f .
In In Fig. 6 is shown the complete PSpice model of the neuron, realized cascading the blocks shown in Fig. 4 .
Finally, in Tab. 3 the number of devices used in the circuit are listed.
The resulting circuit shows low complexity associate with good bio-plausibility (for instance, like FitzHugh Nagumo model [43] , [58] ). The number of transis- tors is instead comparable with other implementations [59] , [60] , [61] , [62] that do not present the spike latency generation. Moreover, thanks to the implementation of subthreshold integration, refractoriness and spike latency behavior, this model mimics quite well the biological counterpart.
Synapse and STDP
The logic diagram of the STDP system is illustrated in Fig. 7 . While more details about the circuit implementation are given in Fig. 9 .
The system of Fig. 7 is composed of two main logic blocks. The first one (dashed-dot black) is the synapse (i.e., the memristor) and the second one (dashed gray) is the synapse weight update system (i.e., the system that changes the memristor conductance according to Eq. 4). In addition there are two modes of operation.
1. Normal Mode: In this mode, the system works as a synapse. The signal (pre-pulse) enters through terminal Sin2 and exits out through S1 (close) and memristor. In this case, the switches S2, S3, S4, S5, S6 are open and the other blocks are off.
2. Synapse Weight Update: In this mode, the system updates the synaptic weight (memristor conductance) according to the Spike-Timing-Dependent Plasticity rule. The pulse detector closes S3 and S6 (i.e., it connects TE and BE terminal to the switch S2 and ground, respectively) and opens S4 and S5 allowing the increasing of memristor conductance (pre pulse arrives before post pulse). In the other case (post pulse arrives before the pre pulse), it closes S4 and S5 (i.e., it connects BE and TE terminal to the switch S2 and ground, respectively) and opens S3 and S6, allowing the decreasing of memristor conductance. The "Time difference to Voltage" block, converts the difference of time between the pre pulse and post pulse in an equivalent voltage. "Control 1" block, opens S1 and closes S2 allowing the changing of memristor conductance. Finally, "Control 2"
block, mitigates the asymmetry of I-V curve of memristor.
In Fig. 9 , the circuit implementation of the above system is shown. Its simulation behavior is shown in Fig. 10 . The circuit is composed of two basic blocks: is only used for plotting the internal state variable [57] . Supply voltages 2
We remark that this circuit does not depend on the waveform of the pulses as in [32] , [39] , [55] , [63] , but it is thought to realize a spike timing dependent circuit based on memristors, allowing a timing-sensitive behavior. The STDP behavior obtained by PSpice simulations of the whole circuit is shown in Fig.   10 . For further details see [41] . Tab. 4 gives the number of devices used in the circuit.
Simulation results and discussion
In order to show the behavior of the overall circuits a motif system is presented. It is a neural network with two input neurons for sensory and one output neuron for the association and the decision, as shown in Fig. 11A . This three neurons and two synapses system is widely used for describing and analyzing the behaviour of neural circuits [39] , [64] , [65] . Moreover, the low complexity of the system allows to perform an electrical simulation.
All simulations are performed using Pspice. For both circuits we have used a CMOS 90nm 6 Metal Copper low-K level 3 technology.
The Fig. 11(A) shows a simplified diagram of the network motif used for the simulation. The result of simulation is shown in Fig. 11(B) . The obtained results showed that the circuit is able to recognize the spike time order (i.e., presynaptic spike before post-synaptic spike, and vice versa). Further, it is able to process the time difference in an equivalent voltage, and apply this voltage value in order to change the state of memristor synapse. In this way, the LTP (i.e., Long Term Potentiation) and LTD (i.e., Long Term Depression) obtained behaviors are similar to those shown in Bi & Poo [30] .
As described in section "Synapse and STDP" (4.2), the proposed implementation mitigates the main limitations present in the literature: the use of specific spike shapes [32] , [39] , [55] , the presence of a relative low excursion for the conductance change [32] , [63] .
In case of spiking neural networks composed of a large number of neurons, the very high number of synapses makes them the main source of power consumption. For this reason, the synapse driving circuit presented in [41] has been improved taking into account the specific characteristics of our application. The most significant changes are the following.
1. DB: In the original block (Fig.12A ) the main source of power consumption is the current mirror (M5, M6) for the biasing of differential amplifier.
Since the output can assume only two states (binary output), we can reduce this bias current using a transistor in diode configuration (M5), as depicted in Fig.12B. 2. TRIG: this circuit drives the MONO block in Fig.9 . It represents the main source of power consumption is the circuit developed in [41] . In particular, The overall results are shown in table 5. 
Work
Power Area [41] 9.58 mW 500 um
Conclusion
In this work, we have described the implementation of a neuromorphic system able to mimic some relevant bio-inspired neuron features, such as integration, refractoriness, spike latency, and STDP-like behavior. The number of transistors used per single neuron in our design is comparable with other implementations, maintaining the basic bio-inspired behaviors. Moreover, we have shown a new method for driving memristor as synapse, independently of the spike pulse shape. Also, this driving system together with the memristor guarantees a good approximation of the synapse STDP-like behavior. Even though we have considered a simple network due to the heaviness of PSpice simulations,
we have obtained good results in terms of bio-plausible characteristics. In view of an on-chip implementation of a quite large neuromorphic system, we are currently improving the circuits related to both neuron and synapse driving circuit in order to further reduce silicon area and power consumption as well.
